

01-03-00

A



C 554 U.S. P10
00/47790
12/31/99

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. S1022/8363

First Named Inventor or Application Identifier

BARRETT, Geoff

Express Mail Label No. EL024659455US

Date of Deposit December 31, 1999

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

- | | |
|---|--|
| <p>1. <input checked="" type="checkbox"/> Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)</p> <p>2. <input checked="" type="checkbox"/> Specification [Total pages 14]
9 pages specification
1 pages abstract
4 pages claims
21 claims</p> <p>3. <input checked="" type="checkbox"/> Drawing(s) (35 USC 113) [Total sheets 2]
✓ Informal <input type="checkbox"/> Formal [Total drawings 3]</p> <p>4. <input checked="" type="checkbox"/> Oath or Declaration [Total pages 2]
a. <input checked="" type="checkbox"/> Newly executed (original or copy)
b. <input type="checkbox"/> Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
<i>[Note Box 5 below]</i></p> <p>i. <input type="checkbox"/> <u>DELETION OF INVENTOR(S)</u>
Signed statement attached deleting
inventor(s) named in the prior application, see
37 CFR 1.63(d)(2) and 1.33(b).</p> <p>5. <input type="checkbox"/> Incorporation by Reference
(usable if Box 4b is checked)
The entire disclosure of the prior application,
from which a copy of the oath or declaration is
supplied under Box 4b, is considered as being
part of the disclosure of the accompanying
application and is hereby incorporated by
reference therein.</p> | <p>6. <input type="checkbox"/> Microfiche Computer Program (Appendix)</p> <p>7. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence
Submission (if applicable, all necessary)
a. <input type="checkbox"/> Computer Readable Copy
b. <input type="checkbox"/> Paper Copy (identical to computer copy)
c. <input type="checkbox"/> Statement verifying identity of above copies</p> |
|---|--|

ACCOMPANYING APPLICATION PARTS

- 8. Assignment Papers (cover sheet & documents(s))
- 9. 37 CFR 3.73(b) Statement Power of Attorney
(when there is an assignee)
- 10. English Translation of Document (if applicable)
- 11. Information Disclosure Copies of IDS
Statement (IDS)/PTO-1449 Citations
- 12. Preliminary Amendment
- 13. Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
- 14. Small Entity Statement filed in prior
Statement(s) application, Status still proper
and desired
- 15. Certified Copy of Priority Document(s)
(if foreign priority is claimed)

16. Other:

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: 09/028,415

Cancel in this application original claims of the prior application before calculating the filing fee.


Amend the specification by inserting before the first line the sentence:

18. CORRESPONDENCE ADDRESS

Correspondence address below

ATTORNEY'S NAME	James H. Morris, Reg. No. 34,681				
NAME	Wolf, Greenfield & Sacks, P.C.				
ADDRESS	600 Atlantic Avenue				
CITY	Boston	STATE	MA	ZIP	02210
COUNTRY	USA	TELEPHONE	(617) 720-3500	FAX	(617) 720-2441

19. SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED

NAME	Ivan D. Zitkovsky, Reg. No. 37,482
SIGNATURE	
DATE	Dec. 31, 1999

Inventor or Identifier:

Serial No: Not yet assigned

Filed: Herewith

For: POST IMAGE TECHNIQUES


CHECK BOX, if applicable:

 DUPLICATE**Fee Calculation Sheet**

CLAIMS	FOR	NUMBER FILED	NUMBER EXTRA	RATE	FEE
	TOTAL CLAIMS (37 CFR 1.16(c))	-20=	x	\$18	= \$
	INDEPENDENT CLAIMS (37 CFR 1.16(b))	-3=	x	\$78	= \$
	MULTIPLE DEPENDENT CLAIMS (if applicable) (37 CFR 1.16(d)) +			\$	= \$
				BASIC FEE (37 CFR 1.16(a))	\$ 760.00
				Total of above Calculations =	\$
	Reduction by 50% for filing by small entity (Note 37 CFR 1.9, 1.27, 1.28).				\$
	Assignment Recordation Fee (if any)				\$
	Other Fees (e.g., Petition for Extension of Time), if any NOTE: Enter small-entity amount if applicable.				\$
				TOTAL =	\$

1. A check in the amount of \$ is enclosed. *N/A***General Authorization to Charge Deposit Account and General Request for Extension of Time**

2. a. If the filing of any paper in this application necessitates the payment of a fee under 37 CFR § 1.16 1.17 or 1.18, and the fee due is in an amount different from any enclosed check or if no check is enclosed, the Commissioner is hereby authorized to charge any deficiency or credit any overpayment to Deposit Account No. 23/2825.
- b. The applicant hereby revokes any prior authorization to charge a fee due under 37 CFR § 1.16 1.17 or 1.18.
3. If the filing of any paper in this application necessitates an extension of time under 37 CFR § 1.136(a), the applicant hereby requests such extension of time. If the fee due is in an amount different from any enclosed check or if no check is enclosed, the Commissioner is hereby authorized to charge any deficiency or credit any overpayment to Deposit Account No. 23/2825.



Ivan D. Zitkovsky, Reg. No. 37,482
 Wolf, Greenfield & Sacks, P.C.
 600 Atlantic Avenue
 Boston, MA 02210-2211
 (617) 720-3500
 Attorneys of Record

Docket No. S1022/8363
 Date: December 31, 1999

United States Patent Application
for

POST IMAGE TECHNIQUES

Inventor: Geoff BARRETT
28 Devonshire Road
Westbury Park
Bristol BS6 7NJ, England

Date of Deposit: December 31, 1999
Express Mail No.: EL024659455US

POST-IMAGE TECHNIQUES

This application is a continuation-in-part of U.S. Patent Application Serial No. 09/028,415, filed February 24, 1998, entitled Post-image Techniques.

FIELD OF THE INVENTION

The present invention relates to a technique for deriving properties of a control system, and more especially to a technique for deriving properties of a hardware system using a model of the system.

DESCRIPTION OF THE PRIOR ART

When seeking to derive the properties of a system on the basis of known transition functions of the system and all of the possible starting states, it is known to use so-called "post-image" techniques to derive the reachable states of the system. A known set of initial states is selected and the post-image of that initial set is formed to provide a first reachable set. The first reachable set is compared to the known set of reachable states and, if the known set does not comprise the first reachable set, a new set of known reachable states is formed comprising the combination of the set of reachable states and the first reachable set. If however the known set of reachable states comprises the first reachable set, the set of reachable states is determined to be an invariant of the system, and computation ceases.

Where the system model is a set of transition functions, it would be considerably more efficient to produce the so-called "pre-image" of a set of states than it would be to produce the post-image. In simple terms, where each of several inputs to a system causes one of a set of outputs, a worst case for testing which input provided one particular output of interest would require all of the inputs to be applied in turn before it was possible to identify the input that gave rise to the particular output.

SUMMARY OF THE INVENTION

According to one aspect, the present invention derives transition functions for a reverse machine, i.e., a machine such that the post-image of the reverse machine will be the pre-image of the original system. The described novel technique has a large number of applications such as

deriving properties of a control system using a model of the system, or deriving properties of a hardware system using a model of the system. The described novel technique may specifically be used for testing electronic circuits, testing logic circuits, including microprocessors.

According to another aspect, a method of calculating the post-image in a system includes forming a reverse model of the system, and calculating the pre-image in the reverse model, wherein the pre-image in the reverse model is equivalent to the post-image in the system. Preferably, the reverse model may be formed without knowing input states and the corresponding outputs states of the system. The formation of the reverse model may include transforming a transition function of the system into a constraint on the reverse model, and applying a parameterization of the constraint to all transitions of the reverse model.

According to yet another aspect, a method of synthesizing a reverse model of a system includes transforming a transition function of the system into a constraint on the reverse model, and applying a parameterization of the constraint to all transitions of the reverse model.

According to yet another aspect, a device for synthesizing a reverse model of a system includes a first store (a first memory), a second store (a second memory), and a processing system. The first store is constructed and arranged to store bits representative of transition functions of the system. The second store is constructed and arranged to store bits representative of an estimate of transition functions of the reverse model. The processing system includes logical device and a parametrization processor. The logical device is constructed and arranged to transform the transition functions of the system into constraints on the reverse model. The parameterization processor is arranged to apply a parameterization of the constraints to the estimate of transition functions of the reverse system to form transition functions of the reverse model.

According to yet another aspect, a device for synthesizing a reverse model of a system includes a first means for storing bits representative of transition functions of the system; a second means storing bits representative of an estimate of transition functions of the reverse model; and processing means. The processing means include a logical means for transforming the transition functions of the system into constraints on the reverse model; and a parameterization means for applying a parameterization of the constraints to the estimate of transition functions of the reverse system to form transition functions of the reverse model.

According to yet another aspect, a device for calculating the post-image in a system includes a third store (a third memory), a fourth store (a fourth memory), and a logical device. The third store is constructed and arranged to store bits representative of transition functions of a reverse model of the system. The fourth store is constructed and arranged to store bits representative of a set of states of the system. The logical device is constructed and arranged to substitute the state variables of the reverse model by the transition functions of the reverse model to provide a new set of states representing the pre-image of the reverse model, and thus provide the post-image in the system.

Preferably, the device of this aspect further comprises a first store constructed and arranged to store bits representative of transition functions of the system, and a second store constructed and arranged to store bits representative of an estimate of transition functions of the reverse model. The logical device is constructed and arranged to store transforming the transition functions of the system into constraints on the reverse models. The parameterization device is constructed and arranged to store applying a parameterization of the constraints to the estimate of transition functions of the reverse system to form transition functions of the reverse model.

Preferably, the estimate of transition functions of the reverse model comprises previous state variables of the system.

According to yet another aspect, a device for calculating the post-image in a system includes a third means for storing bits representative of transition functions of a reverse model of the system; a fourth means for storing bits representative of a set of states of the system; and logical means for substituting the state variables of the reverse model by the transition functions of the reverse model to provide a new set of states representing the pre-image of the reverse model, and thus provide the post-image in the system.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a two bit counter as a finite state machine.

Figure 2 shows a schematic diagram of a system for proving the properties of the hardware system.

Figure 3 shows a conceptual flow diagram of a present technique.

In the figures, like reference numerals refer to like parts.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

In this example, a two bit counter is used to demonstrate a technique for modeling a reverse machine. It will be clear to one skilled in the art that if the real machine is a conventional counter which counts up, then the reverse machine will be a machine which counts down.

It will also be clear to one skilled in the art that for the simplified examples selected here, properties would normally be proved by using only a pre-image calculation. Post-image calculation could be used for example to calculate the set of reachable states, namely all states which could be reached by a particular machine. In this situation, a typical method would be to start with a set of initial states, calculate the post-image and add the states resulting in the post-image to the original set. This would then be repeated until no new states were found and the resultant would be the set of reachable states.

Although it will be clear to one skilled in the art that for a two bit counter have states (0,0), (0,1), (1,0) and (1,1) the set of reachable states would comprise the set of all these states, the following description gives an example of the construction of a reverse machine which enables the use of pre-image calculation on that reverse machine to prove this.

Referring to Figure 1, a two bit counter has four states S0, S1, S2 and S3. The transition from S0 to S1 is T01 the transition from state S1 to state S2 is T12, the transition from S2 to S3 is T23 and the transition from S3 to S0 is T30.

At state S0, the bits of the counter are both equal to zero (i.e. $b_0=0$ and $b_1=0$, where b_0 is the least significant bit and b_1 is the most significant bit). In state S1, the counter has $b_0=1$ and $b_1=0$, in state S2 $b_0=0$ and $b_1=1$, and in state S3 $b_1=1$ and $b_0=1$.

The state transition functions are formed as follows:

1. For the least significant bit, a transition from one state to the next causes the least significant bit to be inverted, i.e.

$$b_0 = \text{NOT } b_0.$$

2. For the most significant bit, this has a value of logic 1, i.e. true where the previous state is S1 or S2. For S1, b_0 is true and b_1 is false and for S2 b_0 is false and b_1 is true. Thus,

$$b_1 = (\text{NOT } b_0 \text{ AND } b_1) \text{ OR } (b_0 \text{ AND NOT } b_1).$$

As applied to this counter, an example of the use of the invention is to prove that only a transition from state S1 can directly result in state S2.

The invention accordingly provides a method and apparatus for synthesizing a reverse model of a finite state machine. This will be demonstrated using the finite state machine shown in Figure 1, i.e. synthesizing a reverse counter.

To do this, it is first necessary to note that for a reverse machine, transitions would take place in the reverse direction to those shown in Figure 1. Thus, for the reverse machine, the next state of that reverse machine is in fact the previous state of the real machine. Thus, after a transition from b_0 in the reverse machine, the result is a new value equal to b_0' and a transition in the reverse machine from b_1 results in a new value of b_1' where the notation “'” indicates the previous state of the real machine.

Applying the transition functions of the real state machine to the transitions of the reverse machine to form constraints:

$$b_0 = \text{NOT } b_0' \tag{1}$$

$$b_1 = (\text{NOT } b_0' \text{ AND } b_1') \text{ OR } (b_0' \text{ AND NOT } b_1') \tag{2}$$

From our British Application No 9624935.4, which is incorporated by reference as if fully set forth herein, it was shown that if a constraint is given by

$$(\text{NOT } I \text{ AND } T_0) \text{ OR } (I \text{ AND } T_1) \tag{3}$$

where I is an input and neither T_0 nor T_1 depend on I , then I can be generated by parameterization of this equation to provide a new input J which satisfies the relation

$$I = (\text{NOT } J \text{ AND NOT } T_0) \text{ OR } (J \text{ AND } T_1) \tag{4}$$

An equation for b_0' is now generated using the constraint (1) and the parameterization technique S0 that:

$$b_0' = (\text{NOT } b_0'' \text{ AND NOT } [b_0=1]) \text{ OR } b_0'' \text{ AND } [b_0=0]$$

$$= \text{NOT } b_0$$

Substituting this equation in constraint (2) gives:

$$b_1' (b_0 \text{ AND } b_1') \text{ OR } (\text{NOT } b_0 \text{ AND NOT } b_1') \text{ or, equivalently:-}$$

$$(b_1') \text{ AND } [b_0=b_1] \text{ OR } (\text{NOT } b_1' \text{ AND NOT } [b_0=b_1])$$

By using this equation, an equation for b_1' can be generated by the parameterization technique, whereby:-

$$b_1' = (\text{NOT } b_1 \text{ AND } [b_0=b_1]) \text{ OR } (b_1'' \text{ AND } [b_0=b_1]) \text{ thus } b_1' = [b_0=b_1]$$

The transitions of the reverse machine are now such that the value of b_0 on the next cycle is calculated as $\text{NOT } b_0$ and the value of b_1 on the next cycle is calculated as $b_0=b_1$.

By substituting in the relationship (3) above:

$$b_1' = (b_0 \text{ AND } b_1) \text{ or } (\text{NOT } b_0 \text{ AND NOT } b_1).$$

Thus, the transition functions for the reverse machine give the following relationships:-

For bit 0:- After a transition in the forward direction for the reverse machine, the new value of bit 0 will be true if the starting value of bit 0 were false.

In the context of the real machine, as has previously been explained, a forward transition of the reverse machine is identical to a reverse transition of the real machine. Thus, the above can be restated as:-

The previous value of the bit 0 of the real machine is true if the present value of bit 0 of the real machine is false.

For bit 1:- Using the bit 0 relationship above: the previous value of bit 1 for the real machine is true if the present bit 0 and the present bit 1 are both true or if the present value of bit 0 and the present value of bit 1 are both false.

More generally, in a model checker based on the transition relation, the formula for the calculation of the post-image of a set of states is very similar to the formula for the calculation of

the pre-image ($\text{pre}(X) = \exists S': X[S:=S'] \& R$ and $\text{Post}(X) = (\exists S: X \& R) [S':=S]$), where the following notation applies:-

$X[V:=E]$ substitutes the expressions E for the variables V in the predicate (X).

$\exists V:X$ existential quantification of the variables V in the predicate X.

However, in a model checker based on transition functions, the post-image formula is complicated and difficult to implement efficiently. This section will show how to provide transition functions for the reverse machine (i.e. one in which transitions go from the current state to the previous state), and therefore the pre-image of the reverse system will be the post-image of the original system.

Let the state variables and transition functions of the machine be S' and T (observation functions are not considered), then the reverse system is constructed as follows. First note that S' (the next-state variables of the reverse system) correspond to the previous states of the original system. Beginning with the transitions of the reverse system being T' , the transition functions of the original system are used to constrain them. Thus, for each state S' and transition t , there is a constraint $S == t[S: =S']$. Call the set of constraints C. For each constraint, the parameterization E over the variables S' , is calculated and this is substituted in the transition functions and the remaining constraints.

The parameterization is an idempotent parameterization i.e. a parameterization which after being affected, leaves the relationship entirely unaltered.

Referring to Figure 2, a first store (memory) 100 stores bits representative of transition functions of a system. A second store 200 stores bits representative of estimated transition function of a reverse model of said system, the estimate being derived from knowledge of the next-state variables of the reverse system, which of course correspond to the previous state variables of the original system. A third store 300 stores bits representative of the set of state variables of the system, which necessarily is also the set of state variables of the reverse model.

A processor 400 has a logical transforming device 410 which receives the transition functions of the real machine from the first store 100 and transforms the transition functions into constraints on the reverse model. The processor further has a parameterization processing device 420 for calculating for each constraint the parameterization over the variables of the reverse

machine which are then applied to the estimated transition functions of the reverse machine in applying means 430. The applying means 430 provides an output to a fourth store 500 which stores the actual transition functions of the reverse model.

A processor 400 further includes a forming device 440 which receives the state variables of the real/reverse models from the third store 300 and also receives the transition functions of the reverse machine from the fourth store 500 and acts to substitute the state variables of the reverse machine with the transition functions of the reverse machine to provide a new set of states which represent the pre-image of the reverse system thus the post-image of the second system. This data is stored in fifth store 600.

Referring to Figure 3, the method of the invention, as described above, involves forming a model of the reverse machine and then applying as inputs to the model of the reverse machine, outputs of the real machine so as to determine what inputs in the real machine could give rise to those outputs. It is therefore necessary to provide an accurate model of the reverse machine and this part of the inventive method is shown in Figure 3.

Referring to Figure 3, a complete description of the real machine 1000 is accessed and processed to extract the state transitions 1002 using a processing engine 1001. A second processing engine 1003 also accesses the description 1000 to provide the transition functions 1004 of the real machine. A further processing stage 1005 reverses the transitions of the real machine to provide an output 1006 of reverse transitions. The transition functions in box 1004 are processed 1007 to as to transform the transition functions of the real machine into constraints and a parameterization of the constraints is applied in stage 1008 to each and all of the reverse transitions to thereby form the model of the reverse machine 1010. As reported above, by applying the outputs of the real machine as inputs to the model of the reverse machine, the inputs to the real machine can be discovered.

The described method and device has a large number of applications such as deriving properties of a control system using a model of the system or deriving properties of a hardware system using a model of the system. The described novel technique may specifically be used for testing electronic circuits, testing logic circuits, including microprocessors. In general, the described method and device can be used for testing any mechanistic system in which states occur and transitions between the states occur on a clocked or a time-dependent basis.

The above description is of preferred and exemplary embodiment(s) of the present invention only and is to enable a full understanding of the invention while not intending to limit the invention. The scope of the invention can be ascertained from the following claims:

1. A method of synthesizing a reverse model of a control system comprising:-
transforming a transition function of the control system into a constraint on the reverse
model; and
applying a parameterization of said constraint to all transitions of the reverse model.
2. A method of synthesizing a reverse model of an electronic circuit, the method
comprising:
transforming a transition function of said electronic circuit into a constraint on the reverse
model; and
applying a parameterization of said constraint to all transitions of the reverse model.
3. The method as claimed in claim 2 wherein said electronic circuit includes a logic
circuits.
4. The method as claimed in claim 2 wherein said electronic circuit includes a
microprocessor.
5. A method of calculating the post-image in a control system, the method
comprising:
forming a reverse model of said control system; and
calculating the pre-image in said reverse model, wherein the pre-image in said reverse
model is equivalent to the post-image in said control system.
6. The method of claim 5 further comprising identifying from a characterization of a
model of said control system, transitions of said control system and reversing said transitions to
form potential transitions of a reverse model.
7. The method of claim 5 and further comprising extracting from a characterization
of a model of said control system, transition functions of said control system.

8. A method of calculating the post-image in an electronic circuit, the method comprising:

forming a reverse model of said electronic circuit; and

calculating the pre-image in said reverse model, wherein the pre-image in said reverse model is equivalent to the post-image in said electronic circuit.

9. The method as claimed in claim 8 wherein said electronic circuit includes a logic circuits.

10. The method as claimed in claim 8 wherein said electronic circuit includes a microprocessor.

11. The method of claim 8 further comprising identifying from a characterization of a model of said electronic circuit, transitions of said electronic circuit and reversing said transitions to form potential transitions of a reverse model.

12. The method of claim 8 and further comprising extracting from a characterization of a model of said electronic circuit, transition functions of said electronic circuit.

13. A device for synthesizing a reverse model of an electronic circuit, the device comprising:

a first store storing bits representative of transition functions of said electronic circuit;

a second store storing bits representative of an estimate of transition functions of said reverse model; and

a processing system comprising

a logical device for transforming said transition functions of said electronic circuit into constraints on said reverse model; and

a parameterization processor for applying a parameterization of said constraints to said estimate of transition functions of said reverse system to form transition functions of said reverse model.

14. A device for calculating the post-image in an electronic circuit comprising:
a third store storing bits representative of transition functions of a reverse model of said
electronic circuit;
a fourth store storing bits representative of a set of states of said electronic circuit; and
a forming device substituting the state variables of the reverse model by the transition
functions of the reverse model to provide a new set of states representing the pre-image of said
reverse model, and thus provide the post-image in said electronic circuit.
15. A device as claimed in claim 14 further comprising a first store storing bits
representative of transition functions of said electronic circuit;
a second store storing bits representative of an estimate of transition functions of said
reverse model;
a logical device for transforming said transition functions of said electronic circuit into
constraints on said reverse models; and
a parameterization processor for applying a parameterization of said constraints to said
estimate of transition functions of the reverse system to form transition functions of said reverse
model.
16. A device as claimed in claim 13 wherein said estimate of transition functions of
said reverse model comprises previous state variables of said electronic circuit.
17. A device as claimed in claim 15 wherein said estimate of transition functions of
said reverse model comprises previous state variables of said electronic circuit.
18. The device as claimed in claim 13 wherein said electronic circuit includes a logic
circuits.
19. The device as claimed in claim 13 wherein said electronic circuit includes a
microprocessor.

20. The device as claimed in claim 14 wherein said electronic circuit includes a logic circuits.

21. The device as claimed in claim 14 wherein said electronic circuit includes a microprocessor.

POST IMAGE TECHNIQUES

ABSTRACT

A device for synthesizing a reverse model of a system includes a first store storing bits representative of transition functions of the system, a second store storing bits representative of an estimate of transition functions of the reverse model, and processing system. The processing system comprises a logical device for transforming the transition functions of the system into constraints on the reverse model, and a parameterization processor for applying a parameterization of the constraints to the estimate of transition functions of reverse system to form transition functions of the reverse model.




FIG. 1




FIG. 2




Fig 3

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

POST IMAGE TECHNIQUES

the specification of which is attached hereto unless the following is checked:

[] was filed on _____, as United States Application No. _____ or PCT
(Include Series Code)
International Application No. _____, bearing attorney docket No.
, and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119(a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or section 365(a) of any PCT International application designating at least one country other than the United States listed below and have also identified below any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed:

Prior Foreign PCT International Application(s) and any priority claims under 35 U.S.C. §§119 and 365(a), (b): Priority

9718688.6	GB	03/09/97	Claimed <input checked="" type="checkbox"/>
(Number)	(Country-if PCT, so indicate)	(DD/MM/YY Filed)	YES <input type="checkbox"/>
(Number)	(Country-if PCT, so indicate)	(DD/MM/YY Filed)	NO <input type="checkbox"/>
(Number)	(Country-if PCT, so indicate)	(DD/MM/YY Filed)	NO <input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below:

(Application Number) _____ (filing date) _____

(Application Number) _____ (filing date) _____

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s), or §365(c) of any PCT International application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56

which became available between the filing date of the prior application and the national or PCT International filing date of this application:

09/028,415
(Application No.)

February 24, 1998
(filing date)

Pending
(status-patented, pending, abandoned)

PCT International Applications designating the United States:

(PCT Appl. No.)	(U.S. Ser. No.)	(PCT filing date)	(status-patented, pending, abandoned)
-----------------	-----------------	-------------------	---------------------------------------

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

David Wolf	17,528	Peter J. Gordon	35,164	Robert A. Skrivanek, Jr.	41,316
George L. Greenfield	17,756	Randy J. Pritzker	35,986	Robert M. Abrahamsen	40,886
Stanley Sacks	19,900	Richard F. Giunta	36,149	Ivan D. Zitkovsky	37,482
Edward F. Perlman	28,105	Douglas R. Wolf	36,971	Michele J. Young	43,299
Lawrence M. Green	29,384	Elizabeth R. Plumer	36,637	Edward J. Russavage	43,069
Steven J. Henry	27,900	Timothy J. Oyer	36,628	Alan B. Sherr	42,147
Therese A. Hendricks	30,389	John N. Anastasi	37,765	John C. Gorecki	38,471
Edward R. Gates	31,616	Helen C. Lockhart	39,248	William G. Gosz	27,787
William R. McClellan	29,409	James M. Hanifin, Jr.	39,213	Neil P. Ferraro	39,188
Ronald J. Kransdorf	20,004	Christopher S. Schultz	37,929	Julie A. Beberman	40,906
M. Lawrence Oliverio	30,915	Paul D. Sorkin	39,039	Lisa E. Winsor	44,405
Jason M. Honeyman	31,624	John R. Van Amsterdam	40,212	Mark Steinberg	40,829
James H. Morris	34,681	Matthew B. Lowrie	38,228	Stephen R. Finch	42,534
Peter C. Lando	34,654	Michael G. Verga	39,410	Joseph Teja, Jr.	P-45,157
Gary S. Engelson	35,128	Robert E. Rigby, Jr.	36,904	Alan W. Steele	P-45,128

Address all telephone calls to James H. Morris at telephone no. (617) 720-3500. Address all correspondence to:

James H. Morris
c/o Wolf, Greenfield & Sacks, P.C.,
Federal Reserve Plaza
600 Atlantic Avenue
Boston, MA 02210-2211

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Inventor's signature _____

Date _____

Full name of sole or first inventor Geoff BARRETT

Citizenship British

Residence (City and State, or City and Country for non-U.S. residence)

Bristol, England

Post Office Address

28 Devonshire Road, Westbury Park, Bristol BS6 7NJ, England